linux/arch/riscv/boot/dts
Arnd Bergmann b69d48137e RISC-V soc fixes for v7.0-rc1
drivers:
 Fix leaks in probe/init function teardown code in three drivers.
 
 microchip:
 Fix a warning introduced by a recent binding change, that made resets
 required on Polarfire SoC's CAN IP.
 
 Signed-off-by: Conor Dooley <conor.dooley@microchip.com>
 -----BEGIN PGP SIGNATURE-----
 
 iHUEABYKAB0WIQRh246EGq/8RLhDjO14tDGHoIJi0gUCaY8VUwAKCRB4tDGHoIJi
 0o31AQCRZQPV67qSeKLMPY5dATfLHusn20hS/1O06o7i8xZj7wD9FqpmVrjDI/J2
 ZuwxuQzrhRfW23/W3eYpg748BgoIpAw=
 =1ozE
 -----END PGP SIGNATURE-----
gpgsig -----BEGIN PGP SIGNATURE-----
 
 iQIzBAABCgAdFiEEo6/YBQwIrVS28WGKmmx57+YAGNkFAmmol4EACgkQmmx57+YA
 GNnI7A/+NdsWVSswdf5wdsSK/s4Zy8htweI5eYHAgyqILqMLFrE3TwLxV3bZz21z
 g5xI6kE+ptn7mgD/tVKz6Sf4vIwaUxko57LvCFr+m9A7MlkdDcto/GwhWLUWRBFv
 s0WQr/kWN+5DOPAhBlWtKLP1qwWC6KwqgxfHtgAoWmIDe5plTrGnPib7MmczNPCU
 kXPeDGJYgFiFb1j/MA9qW7rhJFvQEoj79FNrnMxykRIG1LRTwtTlTSdfF38N3L+h
 RqanciEIv0T6shapXRknkLYBUtwfeVaez4UklyeWWVRfFzKcvVaRoyH2ASdYAdRI
 Xf3OKpkQCVfKTeugevUA4N6YylpbWBt7sqmnuSzVGxIVl7iUTNXgCJ2Y74Gh6DXb
 BrK2rgtgVZ/Nckf/0hDmLCSiP951wBPm99ot4GSmuGpjDBa2ZF+OPiGrOWrHfQOt
 RaNCQR6OMj8uQuIVpOrTb/dJC0hXZ9drPVK5MNGTrLN77VDvB8CYMELMr5FEEp8V
 5bMSNQEmLMUmfTTZaFBs8kHsNdTItxflTy/wCnu9HNuwjF/HW5kTPcka2yC/Inss
 wEu2FP1kQoiyCydPBbRxArVQvnGxQxzzmYf1A6FRCDBNBC1xdbznWUDs+RUzXW2z
 mctPf6+Zl4zYsmy5R1Em1vtpH7wF33A9hPz17qacvGOf87XmaQs=
 =KGf5
 -----END PGP SIGNATURE-----

Merge tag 'riscv-soc-fixes-for-v7.0-rc1' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux into arm/fixes

RISC-V soc fixes for v7.0-rc1

drivers:
Fix leaks in probe/init function teardown code in three drivers.

microchip:
Fix a warning introduced by a recent binding change, that made resets
required on Polarfire SoC's CAN IP.

Signed-off-by: Conor Dooley <conor.dooley@microchip.com>

* tag 'riscv-soc-fixes-for-v7.0-rc1' of https://git.kernel.org/pub/scm/linux/kernel/git/conor/linux:
  cache: ax45mp: Fix device node reference leak in ax45mp_cache_init()
  cache: starfive: fix device node leak in starlink_cache_init()
  riscv: dts: microchip: add can resets to mpfs
  soc: microchip: mpfs: Fix memory leak in mpfs_sys_controller_probe()

Signed-off-by: Arnd Bergmann <arnd@arndb.de>
2026-03-04 21:35:06 +01:00
..
allwinner riscv: dts: allwinner: d1: Add CPU thermal sensor and zone 2026-01-22 22:40:20 +08:00
andes riscv: dts: andes: add Voyager board device tree 2025-07-21 16:51:52 +02:00
anlogic riscv: dts: anlogic: dr1v90: Add "b" ISA extension 2026-01-19 09:58:30 +00:00
canaan riscv: dts: canaan: Disable I/O devices unless used 2024-05-28 12:25:54 +01:00
eswin riscv: dts: eswin: add HiFive Premier P550 board device tree 2025-09-25 08:29:06 +02:00
microchip RISC-V soc fixes for v7.0-rc1 2026-03-04 21:35:06 +01:00
renesas riscv: dts: renesas: r9a07g043f: Move interrupt-parent to top node 2026-01-08 10:13:17 +01:00
sifive riscv: dts: sifive: unmatched: Add PWM controlled fans 2025-11-23 19:59:48 +00:00
sophgo riscv: dts: sophgo: sg2044: Add "b" ISA extension 2026-01-20 09:03:37 +08:00
spacemit riscv: dts: spacemit: Disable ETH PHY sleep mode for OrangePi 2026-01-21 08:52:03 +08:00
starfive riscv: dts: starfive: Append JH-7110 SoC compatible to VisionFive 2 Lite eMMC board 2025-12-20 23:33:51 +00:00
tenstorrent riscv: dts: Add Tenstorrent Blackhole SoC PCIe cards 2025-10-18 10:44:15 -07:00
thead riscv: dts: thead: Add reset controllers of more subsystems for TH1520 2025-10-31 10:17:11 +00:00
Makefile Initial Anlogic Platform Support 2025-11-21 21:29:57 +01:00